



EU Seventh Framework  
Programme (FP7, 2007-2013)  
Grant agreement n° 257646.

# CMOS Technology for SPAD / SiPM

## Results from the MiSPiA Project

D. Durini\*, S. Weyers, A. Goehlich,  
W. Brockherde, U. Paschen, H. Vogt

F. Villa, D. Bronzi, S. Tisa,  
A. Tosi, F. Zappa



POLITECNICO  
DI MILANO

**7th Fraunhofer IMS Workshop CMOS Imaging From Photon to Camera**  
**Duisburg, Germany, May 20-21, 2014**

\*Daniel Durini is currently with Forschungszentrum Jülich GmbH (ZEA-2) and was formerly with Fraunhofer IMS  
e-mail: [d.durini@fz-juelich.de](mailto:d.durini@fz-juelich.de)





# OUTLINE

---

- Introduction
- MiSPiA CMOS FrontSPADs
  - Technology Issues
  - Thorough Characterization Results
  - Bench-Marking
- MiSPiA CMOS BackSPADs
- Conclusions



# INTRODUCTION

## SINGLE-PHOTON DETECTION APPLICATIONS:

- Time-resolved spectroscopy
- Fluorescence lifetime imaging
- Positron Emission Tomography
- Time-of-Flight ranging and 3D Imaging
- ...



## DEMANDING REQUIREMENTS


- High Photon Detection Efficiency
- Low Noise (low DCR, Afterpulsing)
- Picosecond Timing Resolution, low quenching times
- Low Cross-Talk

Single photon  
counting with  
picosecond time-  
resolution!




# INTRODUCTION

## SINGLE-PHOTON AVALANCHE DIODEs (SPADs)




### CMOS SPADs

- ✓ Cost-effective
- ✓ Good yield for mass production
- ✓ Suitable for arrays
- ✓ Good spatial resolution
- ✓ Quenching circuit, signal and data processing “on-chip”
- ✓ Good  $t_{jitter}$
- ✓ Compatible with magnetic resonance imaging







- ✗ Small Fill-Factors for acceptable spatial resolutions
- ✗ High DCR
- ✗ High After-Pulsing

- Bias: **ABOVE**  $V_{BR}$  (breakdown voltage)
- Geiger Mode: it's a **TRIGGER** device!
- Opposite to APDs: **GAIN is MEANINGLESS!**



# MiSPiA CMOS FrontSPADs

## 2P4M 0.35 $\mu$ m CMOS Process Line at Fraunhofer IMS






8" Wafers




# MiSPiA CMOS FrontSPADs

## 2P4M 0.35 $\mu$ m CMOS Process Line at Fraunhofer IMS

Can we use the standard CMOS process setup?



Too high  $V_{br}$   $\rightarrow$  bad time jitters,  
high dark counts, and no isolation  
between neighbouring SPADs!





Chip layout for the first MiSPiA batch.





# MiSPiA CMOS FrontSPADs





## 0.35μm HV-CMOS PROCESSING




# MiSPiA CMOS FrontSPADs

## 0.35 $\mu\text{m}$ CMOS SPAD Breakdown Voltage



Temperature drift: **37.8 mV/°C**

SPAD test structures with diameters: 10  $\mu\text{m}$ , 20  $\mu\text{m}$ , 30  $\mu\text{m}$ , 50  $\mu\text{m}$ , 100  $\mu\text{m}$ , 200  $\mu\text{m}$ , and 500  $\mu\text{m}$



Temperature drift: **36.2 mV/°C**

Source: F. Villa et al. "CMOS SPADs with up to 500  $\mu\text{m}$  diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115


Uniformity over different shapes and areas: variation < 6% with respect to room temperature, no peripheral activation.





# MiSPiA CMOS FrontSPADs

## SPAD Dark Count Rate




Source: F. Villa et al. "CMOS SPADs with up to 500 µm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115

Acceptable DCR for large SPAD areas



### STATE-OF-THE-ART DARK COUNT RATE


- < 2 kcps @ 50 °C ( $\varnothing = 30 \mu m$ )
- < 50 cps @ room temp. ( $\varnothing = 30 \mu m$ )
- Negligible DCR @ low temperature






# MiSPiA CMOS FrontSPADs

## SPAD Dark Count Rate



DCR vs T for SPADs with different diameters and excess biases between 4 V and 6 V.

DCR SPAD diameter dependence at room temperature (25°C) for excess biases between 4 V and 6 V.




Source: F. Villa et al. "CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115




# MiSPiA CMOS FrontSPADs

## SPAD Dark Count Rate Cumulative Distribution Function



VERY HIGH DCR UNIFORMITY!



Larger area SPADs show higher DCR and also more „hot“ pixels...





# MiSPiA CMOS FrontSPADs


## Photon Detection Efficiency



0.35  $\mu\text{m}$  CMOS SPADs compared to:

- the state-of-the-art custom-process reach-through thick SPAD by Excelitas
- red-enhanced SPAD by Polimi and MPD
- planar silicon thin SPAD from MPD, and
- CMOS SPAD in 130 nm technology (MegaFrame Project, 2009)

30  $\mu\text{m}$  SPAD pixels measured at POLIMI






# MiSPiA CMOS FrontSPADs


## Uniformity of the photoactive area

Detection uniformity was measured by scanning the SPAD photoactive area with a laser spot with 2  $\mu\text{m}$  and 6  $\mu\text{m}$  steps




20  $\mu\text{m}$  SPAD

(effective diameter without the guard-ring)



500  $\mu\text{m}$  SPAD

(effective diameter without the guard-ring)





Source: F. Villa et al. "CMOS SPADs with up to 500  $\mu\text{m}$  diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115





# MiSPiA CMOS FrontSPADs

## Afterpulsing Probability



Source: F. Villa et al. "CMOS SPADs with up to 500  $\mu\text{m}$  diameter and 55% detection efficiency at 420 nm", J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 - 115



## LOW AFTERPULSING PROBABILITY

- Negligible AP (< 1%) @  $T_{\text{HOLD-OFF}} > 50\text{ ns}$  for SPAD areas up to 50  $\mu\text{m}$  diameters
- Negligible AP (< 1%) @  $T_{\text{HOLD-OFF}} > 90\text{ ns}$  for SPAD areas > 50  $\mu\text{m}$  diameters (150 ns for 500  $\mu\text{m}$ )
- Maximum Count Rate = 50 Mcps




# MiSPiA CMOS FrontSPADs

## Timing Response



### GOOD TIMING RESPONSE




- FWHM < 100 ps ( $\varnothing = 10 \mu\text{m}$ )
- FWHM < 140 ps ( $\varnothing = 20 - 30 \mu\text{m}$ )
- Reduced variations among big devices ( $\% \sigma_{FWHM} < 3$ )
- Small wavelength influence ( $\% \Delta_{FWHM} < 5$ )






# MiSPiA CMOS FrontSPADs

## Timing Response




Results obtained using the on-chip integrated quenching circuit with tunable hold-off time and reduced electronics







# MiSPiA CMOS FrontSPADs

## Timing Response



Photon timing response of a 500  $\mu\text{m}$  SPAD at different radial positions of the illumination spot ( $\rho$ ) from 0  $\mu\text{m}$  (SPAD centre) to 250  $\mu\text{m}$  (periphery of the SPAD photoactive area)

Photon timing response vs. radial position of the illumination spot (expressed in % of the radius length)





# MiSPiA CMOS FrontSPADs

A bit of SPAD Bench-Marking, just to see where we are...

SPAD Technology	PDE [%]			DCR/area @ 25° C [cps/μm <sup>2</sup> ]	$T_{HOLD-OFF}$ [ns]	Time- Jitter, FWHM [ps]	SPAD Photoactive Area Diameter [μm]
	$\lambda = 400\text{nm}$	Peak	$\lambda = 850\text{nm}$				
This work [1]	45	53 (470 nm)	4.5	0.055	40 (AP < 1%)	85	10 20 30 50 100 200 500
Red-enhanced SPAD by Polimi and MPD [2]	18	60 (650 nm)	29	0.051	n.a.	93	50
0.35 μm CMOS planar silicon thin SPAD (not this technology) from MPD [3]	25	42 (550 nm)	4.5	3.979	600 (AP < 1%)	39	20
CMOS SPAD in 130 nm technology (MegaFrame Project, 2009) [4]	14	28 (500 nm)	6	0.249	100 (AP < 0.02%)	200	8
CMOS SPAD in 90 nm technology (SPADNet Project, 2012) [5]	17	44 (690 nm)	21	3.466	15 (AP < 0.375%)	52	6.4

- [1] F. Villa et al., “CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm”, *Journal of Modern Optics*, Vol. 61, Issue 2, pp. 102-115, 2014
- [2] A. Gulinatti et al., “New silicon SPAD technology for enhanced red-sensitivity, high resolution timing and system integration”, *Journal of Modern Optics*, 59(17), pp. 1489-1499, 2012
- [3] F. Guerrieri et al., “Single-Photon Camera for high-sensitivity high-speed applications”, *Photonic Journal, IEEE*, Vol. 2 (5), 759-774, 2010
- [4] J. A. Richardson et al., “A low dark counting single photon avalanche diode structure compatible with standard nanometer scale CMOS technology”, *IEEE Phot. Techn. Letters*, 21 (14), 120-122, 2009
- [5] E. A. G. Webster et al., “A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 nm”, *IEEE Electron Dev. Letters*, 33 (5), 694 - 696, 2012





# MiSPiA CMOS FrontSPADs

A hypothetical SiPM Bench-Marking, just to see where we are...


SPAD Technology	PDE [%]			DCR/area @ 25 °C [cps/ $\mu\text{m}^2$ ]	$T_{\text{HOLD-OFF}}$ [ns]	Time- Jitter, FWHM [ps]	SPAD Photoactive Area Diameter [ $\mu\text{m}$ ], cell-size [ $\mu\text{m}^2$ ], and FF [%]
	$\lambda = 400\text{nm}$	Peak	$\lambda = 850\text{nm}$				
This work [1]	45	53 (470 nm)	4.5	0.055	40 (AP < 1%)	85	10 20 30 50 100 200 500 current SPAD cell pitch: 70 $\mu\text{m}$ , goal cell-pitch: 56 $\mu\text{m}$ , current FF= 18.4 %, goal FF= 28.7 %
Philips Digital Photon- Counting (PDPC) Model DLS-3200-22-44 [2]	37	40 (420 nm)	~7	DCR (95 cells active) = 7MHz, 3200 cells/pixel, cell size: 59.4 $\mu\text{m}$ x 64 $\mu\text{m}$ , FF = 75%: <b>0.807</b>	n.a.	44	~30 (cell size: 59.4 $\mu\text{m}$ x 64 $\mu\text{m}$ , FF = 75 %)
HAMAMATSU Multi- Pixel Photon- Counter (MPPC) Series S10985 [3]	40	50 (440 nm)	~7	DCR/channel = 6 MHz, 3600 pixels/channel, pixel size: 50 $\mu\text{m}$ x 50 $\mu\text{m}$ , FF = 61.5%: <b>1.084</b>	n.a.	n.a.	~22 (cell size: 50 $\mu\text{m}$ x 50 $\mu\text{m}$ , FF = 61.5 %)

- [1] F. Villa et al., "CMOS SPADs with up to 500  $\mu\text{m}$  diameter and 55% detection efficiency at 420 nm", *Journal of Modern Optics*, Vol. 61, Issue 2, pp. 102-115, 2014
- [2] [http://www.digitalphotoncounting.com/wp-content/uploads/dSiPM-Leaflet\\_A4\\_2013-11\\_A4.pdf](http://www.digitalphotoncounting.com/wp-content/uploads/dSiPM-Leaflet_A4_2013-11_A4.pdf)
- [3] [http://www.hamamatsu.com/resources/pdf/ssd/s10984\\_series\\_etc\\_kapd1024e03.pdf](http://www.hamamatsu.com/resources/pdf/ssd/s10984_series_etc_kapd1024e03.pdf)



# MiSPiA CMOS BackSPADs

## Schematic representation of the BackSPAD process flow and back-side thinning




*Bonding of the top SOI SPAD over the bottom CMOS electronic pixel, through the Metal4 interconnect bonding layer*




# MiSPiA CMOS BackSPADs


Process simulation of a cross-section of the SOI BackSPAD wafer



## Fully-Depleted (HV) BackSPADs




## Partially-Depleted (LV) BackSPADs





# MiSPiA CMOS BackSPADs

## State-of-the-Art MiSPiA FrontSPAD DCR:



For **150  $\mu\text{m}$**  FrontSPAD pixels with **30  $\mu\text{m}$**  SPAD diameter


→  $\text{DCR}_{\text{FrontSPAD}} \approx 100 \text{ cps}$  with a Fill-Factor of **3.14%**

Equivalent **150  $\mu\text{m}$**  BackSPAD pixels with **143  $\mu\text{m}$**  SPAD diameter

→  $\text{DCR}_{\text{BackSPAD}} \approx 240 \text{ kcps}$  with a Fill-Factor of **71.4%!**

For approx. 100  $\mu\text{m}$  BackSPAD diameter:

$$\text{DCR}_{\text{BackSPAD}} \approx 40 \times \text{DCR}_{\text{FrontSPAD}}$$




A trade-off must be met between the BackSPAD DCR and the photoactive area!




# MiSPiA CMOS BackSPADs


## *Wafer-bonding of the BackSPAD SOI/CMOS array chips*



Wafer without seal ring after back grinding



Wafer with seal ring after back grinding



Wafer with seal ring after reduced back grinding and dry etching







# MiSPiA CMOS BackSPADs

## *Wafer-bonding of the BackSPAD SOI/CMOS array chips*


Pads and SPADs on wafer bonded  
BackSPADs



Cross section of SOI wafer after  
waferbonding and backthinning



4 μm thick Si/SiO2 film





# CONCLUSIONS

- The MiSPiA FrontSPADs deliver:
  - the lowest DCR reached so far in CMOS technologies
  - high UV-PDE due to the special UV-transparent Silicon-Nitride based passivation layer
- BackSPADs are based on a standard SOI-CMOS technology, the ROIC is developed in the standard 0.35  $\mu\text{m}$  CMOS technology
- The measured DCR are higher than those measured in FrontSPADs, but still in the expected range of state-of-the-art CMOS SPADs (kcps)
- The presence of deep trench isolation minimizes cross-talk issues, drastically decreases the minimum distance between adjacent SPAD structures (7 $\mu\text{m}$ ), and does not increase the DCRs for distances above 1  $\mu\text{m}$  to the BackSPAD device area
- The developed technology is suitable also for SiPM developments, where further optimization of the fill-factors should be addressed



*"Microelectronic Single-Photon 3D Imaging Arrays  
for low-light high-speed Safety and Security Applications"*



The research was funded by the *ICT theme*  
of the EU Seventh Framework Programme  
under grant agreement n° 257646



Fraunhofer IMS contacts:

[werner.brockherde@ims.fraunhofer.de](mailto:werner.brockherde@ims.fraunhofer.de)

Politecnico di Milano contacts:

[franco.zappa@polimi.it](mailto:franco.zappa@polimi.it)